



2 5. 08. 03



INVESTOR IN PEOPLE



The Patent Office Concept House Cardiff Road Newport South Wales NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

11 June 2003 Dated

**PRIORITY** 

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)









ents Form 1

(Rule 16)

5 JUL 2002

Patents Act 1977

The Patent Office

05JUL02 E731211-1 D02879. P01/7700 0.00-0215566-1

Request for grant of a patent (See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office

Cardiff Road Newport Gwent NP10 8QQ

PHGB 020109 Your reference 0215566.1 Patent application number (The Patent Office will fill in this part) KONINKLUKE PHILIPS ELECTRONICS N.V. Full name, address and postcode of the or of GROENEWOUDSEWEG I each applicant (underline all surnames) 5621 BA EINDHOVEN THE NETHERLANDS 1586605002 Patents ADP Number (if you know it) If the applicant is a corporate body, give the THE NETHERLANDS country/state of its incorporation **ELECTRONIC DEVICES AND THEIR MANUFACTURE** Title of the invention DANIEL SHARROCK Name of your agent (If you have one) Philips Intellectual Property & Standards "Address for service" in the United Kingdom to which all correspondence should be sent Cross Oak Lane Redhill (including the postcode) Surrey RH1 5HA 8209363062 Patents ADP number (if you know it) Priority Application number Date of fifing If you are declaring priority from one or more Country earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number Date of filing Number of earlier application If this application is divided or otherwise (day/month/year) derived from an earlier UK application, give the number and the filing date of the earlier application Is a statement of inventorship and of right to grant of a patent required in support of this YES request? (Answer "Yes" if: a) any applicant named in part 3 is not an inventor, or there is an inventor who is not named as an applicant, or c) any named applicant is a corporate body. Patents form 1/77 See note (d))

### Patents Form 1/77

Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document.

Continuation sheets of this form

Description

Claims(s)

Abstract

Drawings

If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents

Statement of inventorship and right

to grant of a patent (Patents Form 7/77)

Request for preliminary examination and

search (Patents Form 9/77)

Request for substantive examination

(Patents Form 10/77)

Any other documents

(Please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature DANIEL SHARROCK

Date

12. Name and daytime telephone number of person to contact in the United Kingdom

01293 81 5399

DANIEL SHARROCK

## Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked. Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this
- d) If you have answered "Yes" Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) For details of the fee and ways to pay please contact the Patent Office.

Patents Form 1/77

0040943 05-JUL-02 01:38



PHGB 020109

#### DESCRIPTION

5

20

25

30

#### **ELECTRONIC DEVICES AND THEIR MANUFACTURE**

This invention relates to a electronic devices comprising polycrystalline semiconductor material and methods for manufacturing the material and such devices.

The high carrier mobility of polycrystalline silicon (poly-Si) relative to amorphous silicon (a-Si) makes it an attractive material for use in large area electronic devices such as active matrix liquid crystal displays (AMLCDs), active matrix polymer LED displays (AMPLEDs), solar cells and image sensors. Conventionally, poly-Si films used for example in thin film transistors (TFTs) have been manufactured by solid phase crystallisation (SPC). This involves depositing an a-Si film on an insulating substrate and crystallising the a-Si film by exposing it to a high temperature for a prolonged period of time, that is typically a temperature in excess of 600°C for up to 24 hours.

As an alternative, US-A-5147826 discloses a lower temperature method of crystallising an a-SI film. The method comprises the steps of depositing a thin film of metal atoms (of nickel, for example) on the a-Si film and annealing the film. The metal stimulates crystal growth at temperatures below 600°C and also provides more rapid crystal growth than would otherwise occur. For example, a typical anneal using the method of US-A-5147826 might be at around 550°C for 10 hours. This represents an improvement over prior methods for at least two reasons: first, it enables low cost non-alkali glass substrates such as borosilicate to be used which would normally suffer glass compaction and warp at temperatures of 600°C or more; and secondly, as the anneal duration is reduced, the manufacturing throughput rate is increased and therefore the associated manufacturing cost may be reduced. The contents of US-A-5147826 are incorporated herein by reference.

More recently, the production of poly-Si using a laser annealing process has been developed and widely adopted commercially. However, this process is relatively slow in that a narrow laser beam is gradually scanned across a

10

15

20

2

PHGB 020109

substrate irradiating each portion of the surface with several shots, and it is also expensive to implement and maintain. The annealing step in the process of US-A-5147826 can be carried out as a relatively simple batch process in a furnace allowing higher throughput.

TFTs manufactured using the techniques of US-A-5147826 have been hampered by the problem of relatively high leakage currents in their "off" state, making them unsultable for use in applications such as AMLCDs. This flaw leads to inadequate image retention by the AMLCD.

Typically, in an existing poly-Si AMLCD, an acceptable value of the TFT minimum leakage current (that is, the minimum value of its leakage current across its normal operating range of gate voltage) is around 10pA or lower at a source-drain voltage of 5V. That is, it is undesirable for the TFT off-current to exceed this value during normal operation of the display as otherwise the current leakage will lead to unacceptable degradation of the display output. This threshold may vary somewhat depending on the characteristics of the picture element associated with the TFT. For a TFT with a channel width of say 4μm, a leakage current of 10pA equates to 2.5x10<sup>-12</sup> A/μm. (It will be appreciated that A/μm in the context of TFTs in this specification means amperes per μm of channel width of a TFT).

The paper entitled "A High-Performance Polycrystalline Silicon Thin-Film Transistor Using Metal-Induced Crystallisation with Ni Solution", Jpn. J. Appl. Phys. Vol. 37 (1998) pp7193-7197 by Sooyoung Yoon et al discloses further developments in the techniques of US-A-5147826. A 100nm thick a-Si film on a substrate is crystallised by dipping it in a Ni absorption solution and then annealing the film at 500°C for 20 hours. The Ni concentration in the resulting poly-Si is 1.2x10<sup>18</sup> atoms/cm<sup>3</sup>. The off-state leakage current of a TFT with a channel of poly-Si formed using this process was found to be 2.7x10<sup>-11</sup> A/μm at a drain voltage of 5V, an order of magnitude greater than the threshold referred to above.

10

15

20

25

30



3

PHGB 020109

It is an object of the present invention to form electronic devices comprising polycrystalline semiconductor material in a more cost effective manner.

The present invention provides a TFT comprising a channel defined in a layer of polycrystalline semiconductor material produced by crystallising amorphous semiconductor material using metal atoms to accelerate the crystallisation process, wherein the polycrystalline semiconductor material includes an average concentration of metal atoms in the range 1.3x10<sup>18</sup> to 7.5x10<sup>18</sup> atoms/cm<sup>3</sup>. Using this metal concentration, the inventors have been able to make TFTs having improved leakage current characteristics. In particular, the TFTs exhibit a minimum leakage current of around 2.5x10<sup>-12</sup> A/µm or less at a source-drain voltage of 5V. A TFT with this property may be suitable for use as a switching element in an AMLCD or AMPLED without the TFT off-state leakage current degrading the display performance to an unacceptable extent.

The inventors have unexpectedly found that the use of metal atoms in the concentration range referred to above enables polycrystalline semiconductor TFTs to be formed with the leakage properties defined above with an annealing process of duration significantly less that previously thought necessary. Whilst an annealing time of 20 hours at a temperature of around 550°C achieves the desired properties, it has also been realised that the metal concentrations disclosed herein enable this time to be reduced to 10 hours or even 8 hours or less at a temperature of 600°C or less. This leads to substantial productivity and efficiency increases in the manufacturing process.

Preferably, the average concentration of metal atoms in the polycrystalline semiconductor material is greater than 1.9x10<sup>18</sup> atoms/cm<sup>3</sup> and/or less than 5x10<sup>18</sup> atoms/cm<sup>3</sup>.

In a preferred embodiment, the average concentration of metal atoms is around 2.5x10<sup>18</sup> atoms/cm<sup>3</sup>.

15

20

30

4

PHGB 020109

Preferably, the TFT has a low-doped drain (LDD) structure. This may increase the range of gate voltage over which the minimum leakage current is substantially achieved.

The invention further provides a method of manufacturing such a device including the steps of:

- (a) depositing amorphous semiconductor material on a substrate;
- (b) adding metal atoms to the semiconductor material at an average concentration therein in the range 1.3x10<sup>18</sup> to 4x10<sup>18</sup> atoms/cm<sup>3</sup>, the metal atoms being suitable for accelerating the crystallisation of amorphous semiconductor material; and
- (c) annealing the amorphous semiconductor material to form polycrystalline semiconductor material.

Furthermore, it has been found that the application of an electric field to a substrate during the annealing step may further accelerate the process, reducing its duration.

It will be appreciated that various metal atoms may be used in the process of the invention. One or more elements selected from the group consisting of Ni, Cr, Co, Pd, Pt, Cu, Ag, Au, In, Sn, Pb, As, and Sb may be employed. More preferably, one or more elements from the group Ni, Co and Pd are used.

References herein to addition of metal atoms include the metal in elemental form or a compound including atoms of the metal.

lon implantation is preferably used to dose amorphous semiconductor material with metal in the process of the invention as it affords precise control over dosage, uniformity and ion depth. Nevertheless, other methods may be employed for this purpose. For example, the metal atoms may be applied to the amorphous semiconductor material in a solution, typically by a spin-coating process. Other processes include sputtering or sol-gel coating a layer of nickel, and the use of a nickel precursor during the amorphous semiconductor material CVD process.

10

15

20

25

30

5

PHGB 020109

Embodiments of the invention will now be described by way of example with reference to the accompanying schematic drawings wherein:

Figure 1 shows the metal implantation step of a process in accordance with an embodiment of the invention;

Figure 2 shows the relationship between nickel concentration and depth within a semiconductor film for different doping processes; and

Figure 3 shows a poly-Si TFT formed using a process embodying the invention.

It should be noted that the Figures are diagrammatic and not drawn to scale. Relative dimensions and proportions of parts of these Figures have been shown exaggerated or reduced in size, for the sake of clarity and convenience in the drawings.

A process embodying the invention will be described with reference to Figure 1. It shows a layer of a-Si 2 which has been deposited on a glass substrate 4. The layer may typically be 40nm thick and formed using plasma enhanced chemical vapour deposition (PECVD), for example.

An areal density of nickel of around 1x10<sup>13</sup> atoms/cm<sup>2</sup> is then implanted into the a-Si layer (this step is represented in Figure 1 by arrows 6) at an implantation energy typically of 20keV. Energies of up to 30keV have been successfully used with layers of this thickness to create TFTs with the desired leakage characteristics. It can be seen that the average concentration of nickel atoms in the 40nm thick a-Si layer resulting from this dose is therefore around 2.5x10<sup>18</sup> atoms/cm<sup>3</sup>.

Typical nickel dose profiles in the a-SI layer are illustrated schematically in Figure 2 for different processes. The depth into the layer increases along the x-axis, with zero representing the upper surface of the layer. Line 8 shows the profile achieved using an implantation process, whilst line 10 shows the profile for a spin-coating, or sputtering process. Implantation results in a peak in the profile occurring within the body of the layer, whereas with the other processes, the highest concentration occurs at the upper surface of the layer. It is thought that this may lead to the formation of better quality crystalline

25

30

6

PHGB 020109

material in comparison with the other doping techniques, as there is a greater concentration of nickel towards the centre of the body of semiconductor material. The use of implantation also facilitates close control of the nickel dosage. The semiconductor material is crystallised by annealing, preferably in N<sub>2</sub> atmosphere, for around 8 hours at 550°C.

Photolithography, Implantation, deposition and etching process steps may then be carried out in a known manner to form a poly-Si TFT structure as shown in Figure 3. The semiconductor material is patterned into a poly-Si Island 10, comprising doped source and drain regions 12 and 14, an intrinsic channel region 16 and lightly doped regions 18 and 20 therebetween. A layer of insulating material 22 is deposited over the island 10, with vias 24 and 26 defined therein to allow contact to be made with the source and drain regions 12 and 14, respectively by source and drain terminals 30 and 32. A metal gate electrode 28 is provided over the insulating material layer 22.

It may be particularly advantageous in processes in accordance with the present invention to carry out a plasma hydrogenation process after device fabrication to improve its performance. Typically, this is carried out at around 350°C for about 1 hour.

TFTs made in accordance with the processes described herein having a channel width of  $50\mu m$  have been found to exhibit a leakage current in the offstate of around  $8x10^{-11}$  A at a source-drain voltage of 5V, equivalent to  $1.6x10^{-12}$  A/ $\mu m$ , and a mobility of around  $20cm^2$ /Vs.

The TFT leakage characteristics may be further improved by adopting a fingered channel structure, having 2, 3 or more fingers.

Whilst embodiments of the invention are described herein with reference to silicon material (that is, a-Si and poly-Si), it will be apparent that compound semiconductor films (for example silicon films containing germanium) may be used in accordance with the invention.

It will be appreciated that polycrystalline semiconductor films produced in accordance with the techniques described herein are suitable for use in a wide range of applications in which electronic circuits are formed on substrates which cannot withstand high temperatures such as glass. The films may be

, 20

25

30

7

PHGB 020109

used in the formation of active devices such as TFTs, or passive devices (for example resistors, temperature sensors and plezo-resistors) in circuitry on such substrates. TFTs may be employed in AMLCDs, AMPLEDs, X-ray sensors, fingerprint sensors and the like, in the switching matrices of the devices and/or in integrated circuitry on the same substrate as the switching matrices.

The crystalline quality of polycrystalline semiconductor material made using the processes described herein may be further improved by irradiation of the material with an energy beam. As noted above, it may take a significant period of time to scan an energy beam across a substrate. However, as disclosed in copending United Kingdom Patent Application No. 0211724.0 of the present applicants (our reference PHGB020072), the time taken for this may be minimised in the manufacture of active matrix displays by only irradiating the peripheral circuitry integrated on the display substrate around the display area. The contents of United Kingdom Patent Application No. 0211724.0 are incorporated herein by reference.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the art, and which may be used instead of or in addition to features already described herein.

Although Claims have been formulated in this Application to particular combinations of features, it should be understood that the scope of the disclosure of the present invention also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any Claim and whether or not it mitigates any or all of the same technical problems as does the present invention.

The Applicants hereby give notice that new Claims may be formulated to such features and/or combinations of such features during the prosecution of the present Application or of any further Application derived therefrom.

. 8

PHGB 020109

#### **CLAIMS**

- 1. An electronic device comprising a TFT, the TFT including a channel defined in a layer of polycrystalline semiconductor material produced by crystallising amorphous semiconductor material using metal atoms to promote the crystallisation process, wherein the semiconductor material includes an average concentration of metal atoms in the range 1.3x10<sup>18</sup> to 7.5x10<sup>18</sup> atoms/cm<sup>3</sup>.
- 2. An electronic device of Claim 1 wherein the average concentration of metal atoms in the semiconductor material is around 2.5x10<sup>18</sup> atoms/cm<sup>3</sup>.
- 3. A method of manufacturing an electronic device including the steps of:
  - (a) depositing amorphous semiconductor material on a substrate;
  - (b) adding metal atoms to the semiconductor material at an average concentration therein in the range 1.3x10<sup>18</sup> to 4x10<sup>18</sup> atoms/cm<sup>3</sup>, the metal atoms being suitable for accelerating the crystallisation of amorphous semiconductor material; and
  - (c) annealing the amorphous semiconductor material to form polycrystalline semiconductor material.
- 4. A method of Claim 3 wherein the metal atoms are added to the amorphous semiconductor material at an average concentration therein of around 2.5x10<sup>18</sup> atoms/cm<sup>3</sup>.
  - 5. A method of Claim 3 or Claim 4 wherein the metal atoms are added by implantation.
  - 6. A method of any of Claims 3 to 5 wherein the annealing process is carried out for 10 hours or less at a temperature of 600°C or less, and a TFT

9 .

PHGB 020109

is formed with its channel defined in the polycrystalline semiconductor material which exhibits a minimum leakage current of around  $2.5 \times 10^{-12}$  A/ $\mu$ m or less at a source-drain voltage of 5V.


7. A method of Claim 6 wherein the annealing process is carried out for 8 hours or less at a temperature of 550°C or less, and a TFT is formed with its channel defined in the polycrystalline semiconductor material which exhibits a minimum leakage current of around 2.5x10<sup>-12</sup> A/μm or less at a source-drain voltage of 5V.

10

5

- 8. An electronic device of Claim 1 or Claim 2 or a method of any of Claims 3 to 7 wherein the metal atoms comprise nickel atoms.
- 9. An electronic device substantially as described herein with reference to the accompanying Drawings.
  - A method of manufacturing an electronic device substantially as described herein with reference to the accompanying Drawings.

PHGB 020109




### **ABSTRACT**


# **ELECTRONIC DEVICES AND THEIR MANUFACTURE**


An electronic device comprises a thin film transistor (TFT), the TFT including a channel (16) defined in a layer of polycrystalline semiconductor material (10). The polycrystalline semiconductor material is produced by crystallising amorphous semiconductor material (2) using metal atoms (6) to promote the crystallisation process. The polycrystalline semiconductor material (10) includes an average concentration of metal atoms in the range 1.3x10<sup>18</sup> to 7.5x10<sup>18</sup> atoms/cm<sup>3</sup>. This enables polycrystalline semiconductor TFTs to be formed with leakage properties acceptable for use in active matrix displays using a metal induced crystallisation process of duration significantly less that previously thought necessary.

15

10







PHG8 020109